
HARDWARE USER MANUAL

V1.2 - FEBRUARY 11, 2022



CHANGELOG

Revision	Date	Description	Author
0.1	2019-10-09	Pre-release draft, initial version	Barry L
0.2	2019-10-16	Update JTAG sections	Barry L
0.3	2019-11-13	Updated figures 2, 3, 5, 6, 7, and added section 9.6, 10.7, 10.8	Barry L
0.4	2020-03-05	Added section 13, updated section 10.8, 12, Appendix B	Barry L
1.0	2020-06-09	Converted to Markdown, table updates	Barry L
1.1	2021-01-20	Formatting updates, added GPSDO content	Barry L
1.2	2022-02-11	Updated JTAG fixture, MTBF and SoV tables	Barry L

DISCLAIMER

Epiq Solutions is disclosing this document (“Documentation”) as a general guideline for development. Epiq Solutions expressly disclaims any liability arising out of your use of the Documentation. Epiq Solutions reserves the right, at its sole discretion, to change the Documentation without notice at any time. Epiq Solutions assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Epiq Solutions expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. THE DOCUMENTATION IS DISCLOSED TO YOU “AS IS” WITH NO WARRANTY OF ANY KIND. EPIQ SOLUTIONS MAKES NO OTHER WARRANTIES, WHETHER EXPRESSED, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY RIGHTS. IN NO EVENT WILL EPIQ SOLUTIONS BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.

TABLE OF CONTENTS

Introduction	6
Legal Considerations	7
Proper Care and Handling	8
Overview	9
References	10
Terms and Definitions	11
System Overview	13
Hardware Specification	15
RF Receiver Specification	15
RF Transmitter Specification	16
Clock/Synchronization Specification	16
Hardware Specification	17
Hardware Interfaces	18
Antenna Ports (Rx and TRx)	19
RX	19
TRx	19
Status LEDs	20
External PPS Input	20
External Reference Clock Input	20
Reference Clock Output	21
FPGA USER IO	21
Primary Thermal Relief (RF Shield)	21
Temperature & Inertial Measurement Unit (IMU) Sensors	22
M.2 Edge Connector	22
Basic Usage in a Host System	26
Host System Compatibility	26
USB/PCIe Signal Availability in Host Platform	26
BIOS Compatibility	26
Operating System Compatibility	26
FPGA Reprogramming Options	26
RF Interfaces	27
System Interface	27
Proper Detection of Sidekiq Stretch in a Windows Host System	28
Proper Detection of Sidekiq Stretch in a Linux Host System	28
Power Consumption	29
GPS Power Consumption	30
Thermal Dissipation	31

Internal/External Reference Clock Options	32
GPS Disciplined Oscillator (GPSDO)	32
GPSDO Performance	34
GPS / UART functionality in Linux Host System	37
Sidekiq Stretch GPS sysfs	37
Linux sysfs GPS Control Examples	37
Sidekiq Stretch GPS UART	38
GPS / UART functionality in Windows Host System	39
Support for Host System Sleep/Hibernation	39
Debugging the Sidekiq Stretch	40
JTAG Access on Sidekiq Stretch	40
Sidekiq Stretch JTAG Fixture Usage Notes	40
Thunderkiq	43
Thunderkiq Mechanical Outline	45
Thunderkiq Thunderbolt3 (TB3) Setup	46
Sidekiq Stretch NUC Platform Development Kit (PDK)	47
Sidekiq Stretch NUC PDK Overview	47
Sidekiq Stretch NUC PDK Setup	47
Included Applications	48
Raw I/Q Capture	49
ERA - Epiq RF Analyzer	49
Sidekiq Stretch NUC RF Ports	49
Sidekiq Stretch NUC GPIO Connector	50
Sidekiq Stretch NUC JTAG Connector	51
Accessing Sidekiq Stretch NUC JTAG Connector	51
Sidekiq Stretch Flash Recovery	52
Sidekiq Stretch Mechanical Outline	54
Sidekiq Stretch RF Front End	55
Statement of Volatility	56
Predicted Failure Rate and MTBF	57

INTRODUCTION

This document provides an overview of Epiq Solutions' Sidekiq Stretch SDR, an M.2 card with integrated RF transceiver, FPGA, RF pre-selection filtering, GPSDO and PCIe interface to a host. This card is similar to the Sidekiq M.2 card developed by Epiq Solutions, using the same RFIC and FPGA while adding RF filtering and GPS. The following topics will be discussed:

- Overview of the Sidekiq Stretch hardware interfaces
- Sidekiq Stretch usage/integration options
- Sidekiq Stretch JTAG fixture usage
- Thunderkiq
- Sidekiq Stretch NUC PDK

All documentation and support for Sidekiq Stretch is provided through Epiq Solutions' support website which can be found at: <https://support.epiqsolutions.com>

Please note that it is necessary to register prior to accessing the relevant information for your purchase.

LEGAL CONSIDERATIONS

The Sidekiq Stretch is distributed all over the world. Each country has its own laws governing reception and transmission of radio frequencies. Each user of Sidekiq Stretch and associated software is solely responsible for ensuring that it is used in a manner consistent with the laws of the jurisdiction in which it is used. Many countries, including the United States, prohibit the transmission and reception of certain frequency bands, or receiving certain transmissions without proper authorization. Again, the user is solely responsible for the user's own actions.

PROPER CARE AND HANDLING

Each Sidekiq Stretch unit is fully tested by Epiq Solutions before shipment, and is guaranteed functional at the time it is received by the customer, and ONLY AT THAT TIME. Improper use of the Sidekiq Stretch unit can cause it to become non-functional. In particular, a list of actions that may cause damage to the hardware include the following:

- Handling the unit without proper static precautions (ESD protection) when the housing is removed or opened up
- Inserting or removing Sidekiq Stretch from a host system when power is applied to the host system
- Connecting a transmitter to the RX port without proper attenuation
- Executing custom software and/or an FPGA bitstream that was not developed according to guidelines

The above list is not comprehensive, and experience with the appropriate measures for handling electronic devices is required.

OVERVIEW

This guide provides an overview of the Sidekiq Stretch software defined radio hardware platform, associated capabilities, and basic usage. This includes the following:

- System level block diagram of the platform
- Overview of the externally accessible hardware ports
- Powering the system up and down

All documentation and support for Sidekiq Stretch is provided through Epiq Solutions' support website: <https://support.epiqsolutions.com>

Please note that it is necessary to register prior to accessing the relevant information for your purchase.

REFERENCES

1. Sidekiq Stretch Product Page

<https://epiqsolutions.com/rf-transceiver/sidekiq-stretch/>

2. Epiq Solutions Support Page

<https://support.epiqsolutions.com>

3. Berquist Thermal Gap Pad Material

http://www.bergquistcompany.com/thermal_materials/gap-pad.htm

4. PCI-SIG PCIe M.2 Specifications

<https://pcisig.com/specifications/pciexpress/>

TERMS AND DEFINITIONS

Term	Definition
A/D	Analog to Digital converter
BIOS	Basic Input/Output System
COTS	Commercial Off The Shelf
D/A	Digital to Analog converter
dB	Decibel
dBm	Decibels referenced to one milliwatt (mW)
ESD	ElectroStatic Discharge
FPGA	Field Programmable Gate Array
GALILEO/BEIDOU	European Union's Galileo and China's BeiDou Navigation Satellite Systems
GHz	gigahertz
GLONASS	GLObal NAVigation Satellite System
GPIO	General Purpose Input / Output (I/O)
GPS	Global Positioning System
GPSDO	Global Positioning System Disciplined Oscillator
HDMI	High-Definition Multimedia Interface
IF	Intermediate Frequency
I/Q	In-Phase / Quadrature Phase
JTAG	Joint Test Action Group
kHz	kilohertz
LED	Light Emitting Diode
MHz	megahertz
MIMO	Multiple Input Multiple Output
ms	millisecond
NUC	Next Unit of Computing
NVMe	Non-Volatile Memory
PDK	Platform Development Kit
PID	Proportional–Integral–Derivative
PPS	Pulse Per Second

PPM	Parts Per Million
QZSS	Quasi-Zenith Satellite System
RF	Radio Frequency
Rx	Receive
SBAS	Satellite-based Augmentation System
SDK	Software Development Kit
SDR	Software Defined Radio
SSD	Solid-state Drive
TB3	Thunderbolt 3
TCVCXO	Temperature Compensated Voltage Controlled Crystal Oscillator
TDD	Time-division duplex
Tx	Transmit
UART	Universal Asynchronous Receiver Transmitter
U.FL	Miniature RF coax connector, manufactured for use as the antenna interface on M.2 cards
USB	Universal Serial Bus
W.FL	Micro-Miniature RF coaxial connector manufactured by Hirose

Table 1: Terms and Definitions

SYSTEM OVERVIEW

Sidekiq Stretch is a miniature software defined radio card in a M.2 2280 card form factor, providing a flexible wideband RF transceiver that can be used by a host system. The 2280 M.2 form factor is widely used for PCIe-based NVMe® solid state drives (SSDs) in commercial laptops, embedded systems and servers. The features of the Sidekiq Stretch include the following:

- Compliant with M.2 2280 card form factor (22mm x 80mm x 4.5mm), Module Key B+M
- RF transceiver covering 70 MHz to 6 GHz, with independent Tx and Rx frequencies (Analog Devices AD9361 RFIC)
- Supports RF channel bandwidths up to 50 MHz
- Supports one transmit and one receive
- A/D and D/A quadrature sample rates from 233 Ksamples/sec up to 61.44 Msamples/sec, with 12-bit precision
- User programmable FPGA for signal processing applications (Xilinx Artix XC7A50T-2CPG236I)
- SPI flash (Micron 128Mb MT25QU128ABA1EW7-0SIT or equivalent) for storage and automatic FPGA bitstream loading at boot-up
- Sub-octave Rx pre-select filtering for interference protection from 50 MHz to 6 GHz
- Integrated GPS receiver with PPS for high accuracy
- On-board 40 MHz TCVCXO with +/- 0.1PPM accuracy; support for optional external 10 MHz or 40 MHz reference clock input, software controlled
- PCIe Gen 2.0 (5 Gbps) x1 interface to the host platform
- Support for external 1PPS input signal for sample time alignment across multiple Sidekiq units
- Weight: 9 grams
- Power: ~2.5 W (application dependent)




Figure 1: Sidekiq Stretch front side




Figure 2: Sidekiq Stretch block diagram

HARDWARE SPECIFICATION

RF RECEIVER SPECIFICATION

RF Input	U.FL miniature coaxial connector (50 ohms)
Architecture	Zero-IF (direct conversion)
Tuning Range	70 MHz to 6 GHz
Tuning Step Size	~2.4 Hz
Tuning Time	~1 ms
Typical Noise Figure	6-8 dB below 3 GHz, 8-10 dB from 3 GHz to 6 GHz
Typical IIP3	-10 dBm
Gain Control Range	0 to 76 dB, 1 dB steps
A/D Converter Sample Rate	233 Ksamples/sec to 61.44 Msamples/sec
A/D Converter Sample Width	12 bits
Typical I/Q balance	> 60 dB
On-board Reference Clock	40 MHz, +/- 0.1PPM accuracy (shared with Tx)
Pre-Selection Filtering	Sub-octave pre-select filtering for interference protection from 50 MHz to 6 GHz; automatically selected when tuning the RF receiver.

Table 2: RF Receiver Spec

RF TRANSMITTER SPECIFICATION

RF Output	U.FL miniature coaxial connector (50 ohms)
Architecture	Zero-IF (direct conversion)
Tuning Range	70 MHz to 6 GHz
Tuning Step Size	~2.4 Hz
Tuning Time	~1 ms
Gain Control Range	0 to 89.75 dB, 0.25 dB steps
RF Output Power	+13 dBm < 2 GHz, +10 dBm above 2 GHz
D/A Converter Sample Rate	233 Ksamples/sec to 61.44 Msamples/sec
D/A Converter Sample Width	12 bits
Typical I/Q balance	> 60 dB
On-board Reference Clock	40 MHz, +/- 0.1PPM accuracy (shared with Rx)

Table 3: RF Transmitter Spec

CLOCK/SYNCHRONIZATION SPECIFICATION

RF Input Port	U.FL miniature coaxial connector (50 ohms)
On Board Reference Clock	40 MHz, +/- 0.1 ppm accuracy, P/N: SiTime SIT5356
External Reference Clock Input Frequency	10 MHz or 40 MHz
External Reference Clock Input Power Range	0.8 – 1.3 Vpp, 0 dBm max from 50 ohm source for 40 MHz 0.8 – 3.0 Vpp, +7 dBm max from 50 ohm source for 10 MHz
Reference Clock Output Frequency	40 MHz
Reference Clock Output Power	~1.3 Vpp into high-Z load or ~635 mVpp into 50 ohm load
PPS Input Level	3.3V max.
GPSDO	Refer to GPSDO Performance section

Table 4: Clock Spec

HARDWARE SPECIFICATION

M.2 slot type	M.2 2280 B+M card form factor (22mm x 80mm x 4.5mm), Module Key B+M
FPGA	Xilinx Artix 7 XC7A50T-2CPG236I with x1 PCIe interface to host
GPS / GPSDO	P/N: OriginGPS ORG4033-MK05 NMEA sentences, PPS, and frequency-disciplining <i>GPSDO feature available in libsidekiq v4.15.0 / FPGA v3.14.1 or later</i>
GPS Antenna Input	U.FL antenna input, 3.3V bias for active GPS antenna, software enable/disable
FPGA Reprogramming	Over PCIe, supports partial reconfiguration
Inertial Measurement Unit (IMU) Sensor	P/N: TDK / InvenSense ICM-20602 6-axis MotionTracking Device (3-axis gyroscope, 3-axis accelerometer) - Gyroscope sensitivity error: $\pm 1\%$ - Gyroscope noise: ± 4 mdps/ $\sqrt{\text{Hz}}$ - Accelerometer noise: 100 $\mu\text{g}/\sqrt{\text{Hz}}$
Temperature Sensor	P/N: Texas Instruments TMP103AYFFR Accuracy: -40 deg C to +125 deg C (+/- 1 deg C typ) Resolution: 1 deg C
Component Temperature Rating	-30 deg C* to + 85 deg C <i>*Operation down to -40 deg C is supported, though the TCVCXO will operate outside of the +/- 1PPM accuracy specification.</i>

Table 5: HW Spec

HARDWARE INTERFACES

Sidekiq Stretch provides a variety of different hardware interfaces. Each of these hardware interfaces is shown in the annotated diagram and defined below.




Figure 3: Annotated diagram of Sidekiq Stretch hardware I/O interfaces

ANTENNA PORTS (RX AND TRX)

RX

The RX interface is a U.FL jack connector that provides an RF input path for the RX antenna port in Sidekiq Stretch and supports RF input frequencies between 45 MHz and 6 GHz tuning range. The libsidekiq software library RxA1 handle **skiq_rx_hdl_A1** is mapped to the Sidekiq RX interface. The selection of either transmit or receive mode for this antenna port can be controlled via the libsidekiq software library. The maximum allowable RF input power level at this U.FL connector without causing damage is **+20dBm**.

TRX

The TRx interface is a U.FL jack connector that provides an RF output path for the TX antenna port in Sidekiq Stretch and supports RF output frequencies between 45 MHz and 6 GHz. The libsidekiq software library TxA1 handle **skiq_tx_hdl_A1** is mapped to the Tx1 interface. This interface can also be switched to act as a second receive port, allowing a second RF connection for banded receive antennas or TDD support. The selection of either transmit or receive mode for this antenna port can be controlled via the libsidekiq software library. The maximum allowable RF input power level at this U.FL connector without causing damage is **+20dBm**.

Handle	RF Port [Fixed-Mode]	RF Port [TRX-Mode]
skiq_rx_hdl_A1	skiq_rf_port_J2 / skiq_rf_port_J1	skiq_rf_port_J1
skiq_tx_hdl_A1	skiq_rf_port_J1	skiq_rf_port_J1

Table 6: RF Port Mapping

STATUS LEDS

The Sidekiq Stretch has 5 status LEDs with the following functions:

Status LED	ON	OFF
GPS FIX	On 1/2 seconds every 4 seconds = GPS fix is valid	No GPS fix
POWER GOOD	Sidekiq Stretch is powered up	Sidekiq Stretch is powered down
FPGA DONE	FPGA bitstream successfully loaded	FPGA bitstream is not loaded
GPS PPS	Pulses once per second when PPS source is present	PPS source is not present
FPGA (PCIe Link)	PCIe link has been established	PCIe link is not established

Table 7: Status LEDs

EXTERNAL PPS INPUT

The External PPS Input (FPGA PPS) interface is a W.FL jack connector that allows an external PPS signal to be brought in to the on-board FPGA on Sidekiq for use in time synchronization as well as disciplining of the on-board reference clock. This signal is routed to the on-board FPGA through a 3.3V to 1.8V level shifter. A maximum recommended signal level of 3.3V can be applied to this input port. This PPS input is optional.

Note: Since this signal is ultimately routed directly to the on-board FPGA, it is possible to also use this signal as a general purpose input/output. Contact Epiq Solutions for details of alternate usage of this port.

EXTERNAL REFERENCE CLOCK INPUT

The External Reference Clock Input interface is a W.FL jack connector that allows an external 10 or 40 MHz reference clock to be brought in to Sidekiq and utilized instead of the default on-board 40 MHz TCVCXO. The selection between on-board TCVCXO and the external TCVCXO is controlled through the libsidekiq software API.

The electrical specification for this input signal is defined below.

Input Level	0.8 – 1.3 Vpp, 0 dBm max from 50 ohm source for 40 MHz 0.8 – 3.0 Vpp, +7 dBm max from 50 ohm source for 10 MHz
Input Impedance	AC-Coupled, high-impedance

Frequency	10 MHz or 40 MHz
Waveform	Square-wave
Connector Type	W.FL

Table 8: Electrical specification for external reference clock input

REFERENCE CLOCK OUTPUT

The External Reference Clock output interface is a W.FL jack connector that outputs the on-board 40 MHz TCVCXO reference clock.

The electrical specification for this output signal is defined below.

Output Level	~1.3 Vpp into high-Z load ~635 mVpp into 50 ohm load
Frequency	40 MHz
Waveform	Single-ended LVCMOS square wave output
Connector Type	W.FL

Table 9: Electrical specification for reference clock output

FPGA USER IO

The FPGA USER IO interface is a W.FL jack connector that provides access to a single FPGA GPIO pin. This allows for a digital single control signal to/from the FPGA to be accessed via a coaxial cable plugged in to this connector. Common uses for this would be to control an external RF switch, an enable/disable line for an RF power amplifier, etc.

This signal is routed to the on-board FPGA (pin M18) through a 3.3V to 1.8V level shifter. A maximum recommended signal level of 3.3V can be applied to this port.

PRIMARY THERMAL RELIEF (RF SHIELD)

The RF shield (used to minimize the effects of RF noise entering the RF front end) serves as the primary thermal relief path for heat dissipation in the system. Underneath the shield, thermal gap pad material is used to transfer heat from components to the shield itself, yielding a minimal thermal resistance. If no air flow is available in the host system where Sidekiq Stretch is being integrated, it

is highly recommended that the user provide a thermal dissipation path from this shield to a thermally conductive surface in the host system, such as a metal back plate or other metal housing. The use of thermal gap pad material can provide a flexible yet efficient thermal path between the RF shield and the host system.

In addition to the RF shield, the other primary component generating heat in Sidekiq Stretch is the Xilinx Artix 7 FPGA (which is located near the PCIe edge connector). If an end user is developing a thermal dissipation path for the RF shield, it is also recommended to include the FPGA in the thermal transfer path as well. Similar to the RF shield, use of a thermal gap pad material can be very effective in ensuring good thermal conductivity between this component and the host system.

TEMPERATURE & INERTIAL MEASUREMENT UNIT (IMU) SENSORS

The Sidekiq Stretch is equipped with a temperature sensor for monitoring on-board temperature and an IMU sensor for detecting orientation and tracking rotation or twist.

Please refer to [the annotated Stretch diagram](#) for the Sidekiq accelerometer axis orientation & temperature sensor location.

The libsidekiq software API provides access to these peripherals, `read_temp` and `read_imu` test applications are included are included for demonstrative use.

M.2 EDGE CONNECTOR

The M.2 Edge Connector is used to route various signals between the M.2 host system and the Sidekiq card. The Sidekiq Stretch card supports both Key B as well as Key M. A complete table enumerating the pins and their usage is shown in [the table below](#).

Pin	M.2 Pin Name	Description
1	CONFIG_3	Unused (floating)
2	+3.3V	+3.3V supply
3	GND	Ground
4	+3.3V	+3.3V supply
5	GND	Ground
6	FCPO#	Power down control
7	NC	Unused (floating)
8	W_DISABLE1#	Input only (FPGA pin J2), 3.3V tolerant

9	NC	Unused (floating)
10	GPIO_9	Unused (floating)
11	GND	Ground
12	Key	N/A (Module B key)
13	Key	N/A (Module B key)
14	Key	N/A (Module B key)
15	Key	N/A (Module B key)
16	Key	N/A (Module B key)
17	Key	N/A (Module B key)
18	Key	N/A (Module B key)
19	Key	N/A (Module B key)
20	GPIO_5**	GPIO/PPS input (FPGA pin N3), 1.8V signal, also connects to J6 connector through a 3.3V level shifter
21	CONFIG_0	Unused (floating)
22	GPIO_6	No connection (floating)
23	GPIO_11	Unused (floating)
24	GPIO_7	GPIO (FPGA pin J18), 1.8V logic
25	DPR	Unused (floating)
26	GPIO_10	Unused (floating)
27	GND	Ground
28	GPIO_8	Unused (floating)
29	PERN1	Unused (floating)
30	UIM-RESET	JTAG TMS line for FPGA
31	PERP1	Unused (floating)
32	UIM-CLK	JTAG TDO line for FPGA
33	GND	Ground
34	UIM-DATA	JTAG TDI line for FPGA
35	PETN1	Unused (floating)
36	UIM-PWR	JTAG TCK line for FPGA
37	PETP1	Unused (floating)
38	DEVSLP	Unused (floating)
39	GND	Ground

40	GPIO_0*	GPIO (FPGA pin G3), 1.8V
41	PERN0	PCIe lane 0 host receiver diff pair (data module->host)
42	GPIO_1*	GPIO (FPGA pin J3), 1.8V
43	PERP0	PCIe lane 0 host receiver diff pair (data module->host)
44	GPIO_2*	GPIO (FPGA pin T17), 1.8V
45	GND	Ground
46	GPIO_3*	GPIO (FPGA pin H2), 1.8V
47	PETN0	PCIe lane 0 host transmitter diff pair (data host->module)
48	GPIO4	GPIO (FPGA pin T18), 1.8V
49	PETP0	PCIe lane 0 host transmitter diff pair (data host->module)
50	PERST#	PCIe reset
51	GND	Ground
52	CLKREQ#	Clock Request, pulled low whenever Sidekiq Stretch is powered up
53	REFCLKN	PCIe reference clock negative leg of diff pair, from host
54	PEWAKE#	Unused (floating)
55	REFCLKP	PCIe reference clock positive leg of diff pair, from host
56	NC	Unused (floating)
57	GND	Ground
58	NC	Unused (floating)
59	Key	N/A (Module M key)
60	Key	N/A (Module M key)
61	Key	N/A (Module M key)
62	Key	N/A (Module M key)
63	Key	N/A (Module M key)
64	Key	N/A (Module M key)
65	Key	N/A (Module M key)
66	Key	N/A (Module M key)
67	RESET#	1.8V I/O, hard reset when low
68	SUSCLK	Unused (floating)
69	CONFIG_1	Unused (floating)
70	3.3V	3.3V from host to power card
71	GND	Ground

72	3.3V	3.3V from host to power card
73	GND	Ground
74	3.3V	3.3V from host to power card
75	CONFIG_2	Pulled low through resistor to ground

Table 10: Sidekiq Stretch edge connector signal descriptions

** This indicates a GPIO pin that is preferred for use when interfacing to a custom host platform. These pins will receive priority in terms of GPIO backward compatibility if future variants of Sidekiq require changes to the GPIO allocation.*

*** This GPIO pin is preferred for receiving a PPS input signal from the host platform.*

BASIC USAGE IN A HOST SYSTEM

HOST SYSTEM COMPATIBILITY

From a hardware perspective, Sidekiq Stretch is mechanically and electrically compatible with host systems that provide a standards-compliant M.2 2280 Key B+M card slot. These slots are typically used for PCIe-based NVMe® solid state drives (SSDs). Laptops and other embedded systems generally have multiple of these memory slots and in this case the Sidekiq Stretch can be accommodated along with SSDs.

USB/PCIE SIGNAL AVAILABILITY IN HOST PLATFORM

The Sidekiq Stretch is designed solely with a PCIe interface. USB is not present in standard M.2 2280 SSD slots and not included in the standard edge connector profile. A technique called partial reconfiguration is used for FPGA programming while maintaining PCIe bus connectivity; for additional details please refer to the FPGA Users Manual.

BIOS COMPATIBILITY

Different host systems enforce different rules regarding which M.2 cards are considered to be compatible with their platform. Generally these rules are for M.2 cards that are connecting on USB, we have not seen limitations based on PCI IDs. It is still recommended that the end user verify whether or not their intended host system imposes any limitations regarding compatible cards.

OPERATING SYSTEM COMPATIBILITY

Windows 10 is currently supported.

Various Linux kernel versions have been tested starting at version 3.0. Sidekiq has been tested both in x86-based Linux systems, Ubuntu & CentOS distributions are preferred, as well as ARM-based Linux systems. Kernel versions prior to 3.0 (i.e., 2.6+) may also be supported. Please contact Epiq Solutions for details.

For customers interested in doing a custom build of the Sidekiq PCIe device driver for their host platform, a license for the source code for this device driver is also available separately. Please contact Epiq Solutions for details.

FPGA REPROGRAMMING OPTIONS

The FPGA bitstream can also be fully reconfigured at run-time with a new bitstream from the host system via PCIe interface or from any one of the six on-board flash configuration slots available.

This allows new FPGA bitstreams to be programmed down and re-loaded only using the PCIe interface or from the on-board flash. Complete reconfiguration is followed by an FPGA reset operation to re-load the bitstream from flash, during which the device will disappear from the PCIe bus.

Multiple FPGA bitstreams can be stored in flash and the FPGA can be configured from any slot that contains a valid bitstream. Each flash configuration slot contains the FPGA bitstream and has 64 bits of metadata associated with the slot. The user may use this metadata to create a mapping between the stored bitstream and its intended purpose. For example, the user can store an abbreviated hash of the bitstream in the metadata so that a full dump of the flash contents is not necessary when verifying what bitstream is stored in the config slot.

RF INTERFACES

Some host systems that support M.2, such as laptops, come pre-wired with antennas already integrated into the host system. The range of RF frequencies supported by these antennas, as well as the gain of the antennas, will be platform specific. Typically, these internal antennas have support for cellular frequencies (700 MHz to 1 GHz, and 1700 MHz to 2.1 GHz) as well as Wi-Fi frequencies (2.4 GHz and 5.9 GHz), but it is up to the user to validate the performance of the antenna solution.

SYSTEM INTERFACE

The Sidekiq Stretch is designed to interface to a host system through insertion into a PCIe-based M.2 2280 key B or M socket, commonly used for NVMe® solid state drives (SSD).

Note: Sidekiq Stretch should never be inserted into or removed from a host system with power applied to the host system. This could permanently damage the card or the host system.

PROPER DETECTION OF SIDEKIQ STRETCH IN A WINDOWS HOST SYSTEM

A properly configured Windows host system (with the necessary device driver loaded) will allow Sidekiq Stretch to enumerate on the PCIe bus.




Figure 4: Detection of Sidekiq in Windows 10

Please refer to the Windows Sidekiq Development section of the Sidekiq Software Development Manual for additional information. The Sidekiq Software Development manual is available through the support site: <https://support.epiqsolutions.com>

PROPER DETECTION OF SIDEKIQ STRETCH IN A LINUX HOST SYSTEM

A properly configured Linux host system (with the necessary *dmadriver.ko* device driver loaded) will allow Sidekiq Stretch to enumerate on the PCIe bus. The enumeration on the PCIe bus can be verified by executing the command "*lspci*" to confirm the presence of Sidekiq. The execution of the "*lspci*" command from the terminal will provide output similar to the following when Sidekiq is detected and shows up as a "**Signal processing controller: Device 19aa:2280 (rev 04)**":

```

...
00:00.0 Host bridge: Intel Corporation Xeon E3-1200 v5/E3-1500 v5/6th Gen Core
Processor Host Bridge/DRAM Registers (rev 07)
00:01.0 PCI bridge: Intel Corporation Xeon E3-1200 v5/E3-1500 v5/6th Gen Core
Processor PCIe Controller (x16) (rev 07)
00:02.0 VGA compatible controller: Intel Corporation HD Graphics 530 (rev 06)
06:02.0 PCI bridge: Intel Corporation JHL6340 Thunderbolt 3 Bridge (C step) [Alpine
Ridge 2C 2016] (rev 02)
07:00.0 System peripheral: Intel Corporation JHL6340 Thunderbolt 3 NHI (C step)
[Alpine Ridge 2C 2016] (rev 02)
08:00.0 PCI bridge: Intel Corporation JHL6340 Thunderbolt 3 Bridge (C step) [Alpine
Ridge 2C 2016] (rev 02)
09:01.0 PCI bridge: Intel Corporation JHL6340 Thunderbolt 3 Bridge (C step) [Alpine
Ridge 2C 2016] (rev 02)
0a:00.0 Signal processing controller: Device 19aa:2280 (rev 04)

```

POWER CONSUMPTION

The power consumption of Sidekiq Stretch varies depending on the configuration and application of the card. Nominal tolerance of the 3.3V rail is +/-9%.

The table below lists the power consumption with the stock Sidekiq Stretch FPGA reference design under different operating conditions. The measured card temperature was 57 deg C during testing.

Test Scenario	Power (in Watts)
Idle, not initialized, GPS off	1.4 W
Idle, libsidekiq initialized with <i>version_test --full</i>	1.6 W
Rx @ 850 MHz / 30.72 Msamples/sec, GPS searching, no antenna connected	2.7 W
Rx @ 850 MHz / 250 Ksamples/sec, GPS searching, no antenna connected	2.4 W
Rx @ 850 MHz / 50 Msamples/sec, GPS searching, no antenna connected	2.7 W
Rx @ 850 MHz / 50 Msamples/sec, GPS disabled	2.6 W
Simultaneous Rx/Tx: Rx @ 850 MHz / 30.72 Msamples/sec sample rate Tx @ 3.8 GHz / 30.72 Msamples/sec sample rate GPS searching, no antenna connected	3.1 W
Simultaneous Rx/Tx: Rx @ 850 MHz / 250 Ksamples/sec sample rate Tx @ 3.8 GHz / 250 Ksamples/sec sample rate GPS searching, no antenna connected	2.7 W
GPS searching vs. GPS off	0.2 W
GPS tracking	< 0.2 W

Table 11: Example power consumption estimates for Sidekiq Stretch

Test commands used for power consumption measurements, tested with (libsidekiq version 4.12.1)

```
./version_test --full
./rx_samples --frequency 850e6 --rate 30.72e6 --words 240e6 -d /tmp/rx
./fdd_rx_tx_samples /tmp/rx2 850000000 30720000 240000000 /tmp/rx.a1 3800000000 10 0
```

GPS POWER CONSUMPTION

State	Current	Power (3.25V)
GPS searching/antenna on	61 mA	0.20 W
GPS searching/antenna off	50 mA	0.16 W
Antenna bias	12 mA	0.04 W
GPS tracking/antenna on	55 mA	0.18 W

Table 12: GPS Power Consumption

Note that the antenna bias power requirement is not included in the overall Stretch test results. Power will depend on the particular active antenna used. The 13mA shown above is typical for most modern antennas, but some older antennas may require several times more power.

THERMAL DISSIPATION

Effective use of Sidekiq Stretch in a system also requires consideration of an appropriate thermal dissipation solution. Since Sidekiq Stretch can be integrated into a variety of different host systems with different thermal profiles (i.e., forced air, natural convection, etc), the end user is required to perform their own system analysis to determine what level of thermal dissipation is appropriate for their use-case. Sidekiq Stretch uses components that are rated for operation to +85 deg C, and thus the end user must ensure that the temperature reported by the on-board temperature sensor does not exceed +85 deg C. **Exceeding the maximum rated temperature of +85 deg C may damage the Sidekiq Stretch card and/or accelerate failure of the card.**

As discussed in the Primary Thermal Relief (RF Shield) section, both the RF shield as well as the FPGA are the two primary sources of heat requiring thermal dissipation. It is highly recommended that a thermal transfer solution, such as gap pad material, be used to provide a thermal dissipation path between the RF shield/FPGA and an external conduction surface in the host system. With adequate thermal transfer to the host system, it is common for Sidekiq Stretch to report steady state board temperatures in the range of 55 deg C to 60 deg C while fully operational. Note: The actual temperature range achievable in a given system may vary substantially depending on a number of factors, including the function of the RF receiver and/or the RF transmitter, the A/D and D/A sample rates, customizations done to the FPGA, and others. Again, it is strongly recommended that a thorough system evaluation be performed by the customer to fully characterize the thermal profile of Sidekiq Stretch in their system.

INTERNAL/EXTERNAL REFERENCE CLOCK OPTIONS

Sidekiq Stretch supports options to use either an internal or external reference clock. The internal reference clock is a SiTime SiT5356 high stability MEMS oscillator. This oscillator has 0.1ppm frequency stability over temperature with +/- 6ppm tuning range. The GPS receiver module can also be used to lock the Sidekiq Stretch's internal oscillator to GPS timing/frequency.

The external reference clock can be either a 10 MHz or 40 MHz clock.

Regardless of which clock source is selected, this clock serves as the reference for both the RF front end as well as the digital processing blocks in the FPGA. The selection of whether the Sidekiq Stretch uses the internal 40 MHz reference clock or an external 10 or 40 MHz reference clock is stored as a configuration parameter in EEPROM on the card. This parameter is read at power-up, and is used to configure how the card should operate.

If the Sidekiq Stretch is configured to use an external reference clock, but no external reference clock is provided via the W.FL connector, RF performance will be undefined.

For cases where a customer would like to switch between internal and external reference clock options, a *ref_clock* software test application is provided to update the EEPROM configuration settings. The Sidekiq Stretch also provides its 40 MHz reference clock output to a W.FL connector at a level suitable for driving other Sidekiq cards (MiniPCle, M.2, Stretch, or NV100). Please consult with Epiq for optimum clock tree layouts for a given multi-radio architecture.

Note, run-time reference clock source management and control support is available with libsidekiq v4.14.0 or later using *skiq_write_ref_clock_select()* API function.

GPS DISCIPLINED OSCILLATOR (GPSDO)

Sidekiq Stretch features hardware to support a GPS disciplined oscillator. The key components are the GPS receiver module with a 1 pulse per second (PPS) output and a voltage control oscillator (VCO). The GPS receiver module is a miniature multi-channel GPS, GLONASS, GALILEO/BEIDOU, SBAS, and QZSS overlay systems receiver that continuously tracks all satellites in view, providing real-time positioning data in industry's standard NMEA format.

The Sidekiq Stretch also provides a W.FL connector with the GPS receiver's pulse-per-second (PPS) signal for synchronizing additional radio modules.

As of **libsidekiq v4.15.0 / FPGA v3.14.1**, the GPS Disciplined Oscillator (GPSDO) functionality has been included on Sidekiq Stretch and can be enabled using libsidekiq API *skiq_gpsdo_enable()* function. When a GPS fix has been obtained by the Stretch's on-board GPS, the FPGA uses the 1PPS signal to increase the accuracy of the radio's TCVCXO by automatically adjusting the DAC

warp voltage. If no GPS fix can be obtained or is lost, the DAC warp voltage is kept at its current value; if no GPS fix is available on startup, the warp voltage is kept at its factory calibrated default value. As the FPGA is now in control of the warp voltage, this prevents its manual adjustment through the API.

GPSDO PERFORMANCE

The following measurements were collected with a Stationary Stretch / GPS receiver.




Figure 5: Frequency convergence with GPS turning on




Figure 6: Frequency Error vs Time




Figure 7: Allan Deviation

GPS / UART FUNCTIONALITY IN LINUX HOST SYSTEM

SIDEKIQ STRETCH GPS SYSFS

Control and status monitoring of Sidekiq Stretch's on-board GPS is provided through several sysfs entries on the host system. When both the *sidekiq_gps.ko* kernel module and the *dmadriver.ko* (v5.3.0 or later) kernel module are loaded, several sysfs entries are available in

`/sys/fs/skiq_gps/<card>` where `<card>` is the Stretch's card index.

These entries are accessible from any application, whether it uses libsidekiq or not. A short summary of the available entries as of v0.0.2 of *sidekiq_gps* are as follows:

Entry	Description	State
<i>ant_bias_en</i>	Enables or disables antenna bias	(1) enabled / (0) disabled
<i>has_fix</i>	GPS Fix Status	(1) GPS has fix / (0) GPS does not have fix
<i>power_en_n</i>	Power to GPS module	(1) disabled / (0) enabled
<i>force_on</i>	GPS module output	(1) enabled / (0) disabled
<i>reset</i>	Control the RESET line to the GPS module	(1) holds the device in reset / (0) allows the device to run

Table 13: Useful sysfs entries

Linux sysfs GPS Control Examples

To read the GPS sysfs entries:

```
$ cd /sys/fs/skiq_gps/0

$ ll
drwxr-xr-x 2 root root    0 Jun 12 11:02 ./
drwxr-xr-x 3 root root    0 Jun 12 11:01 ../
-rw-r--r-- 1 root root 4096 Jun 12 11:02 ant_bias_en
-rw-r--r-- 1 root root 4096 Jun 12 14:28 force_on
-r--r--r-- 1 root root 4096 Jun 12 11:02 has_fix
-rw-r--r-- 1 root root 4096 Jun 12 11:02 power_en_n
-rw-r--r-- 1 root root 4096 Jun 12 11:02 reset

$ tail -n +1 *
==> ant_bias_en <==
0
==> force_on <==
0
==> has_fix <==
0
==> power_en_n <==
0
==> reset <==
0
```

To enable the GPS antenna bias:

```
$ cd /sys/fs/skiq_gps/0
$ echo 1 | sudo tee force_on ant_bias_en
```

Verify GPS antenna bias is enabled and GPS fix:

```
$ ll
drwxr-xr-x 2 root root    0 Jun 12 11:02 ./
drwxr-xr-x 3 root root    0 Jun 12 11:01 ../
-rw-r--r-- 1 root root 4096 Jun 12 11:02 ant_bias_en
-rw-r--r-- 1 root root 4096 Jun 12 14:28 force_on
-r--r--r-- 1 root root 4096 Jun 12 11:02 has_fix
-rw-r--r-- 1 root root 4096 Jun 12 11:02 power_en_n
-rw-r--r-- 1 root root 4096 Jun 12 11:02 reset

$ tail -n +1 *
==> ant_bias_en <==
1
==> force_on <==
1
==> has_fix <==
1
==> power_en_n <==
0
==> reset <==
0
```

SIDEKIQ STRETCH GPS UART

The Sidekiq Stretch's on-board GPS can provide NMEA-0183 messages through a UART device on the host system. When both the *sidekiq_uart.ko* kernel module and the *dmadriver.ko* (v5.3.0 or later) kernel module are loaded, a UART character device file is available as `/dev/ttySKIQ_UART<card>` where `<card>` is the Stretch's card index. This device file may be used directly in any application (whether it uses libsidekiq or not) to receive NMEA-0183 messages.

This device file may also be used in conjunction with *gpsd* and *gpsmon*.

```
$ gpsmon 127.0.0.1:2947
```




Figure 8: GPSMON Example

GPS / UART FUNCTIONALITY IN WINDOWS HOST SYSTEM

Windows support for this feature is currently *in development* and will be available in a future software release.

SUPPORT FOR HOST SYSTEM SLEEP/HIBERNATION

Some host systems that have a “sleep mode” or “hibernation” mode where power is no longer applied to the M.2 slot while in this state. Sidekiq does *not* currently have proper support to handle these transitions, since the FPGA bitstream would be lost during this transition. Thus, if the host system enters into a sleep/hibernation state, it should be assumed that the Sidekiq Stretch card will likely need to undergo a complete reboot in order to fully use all of the features of the card again. For example, if a Sidekiq Stretch card is installed in a laptop with power savings mode enabled each time the laptop lid closes, proper Sidekiq operation is not guaranteed after the laptop lid is reopened.

DEBUGGING THE SIDEKIQ STRETCH

JTAG ACCESS ON SIDEKIQ STRETCH

The Xilinx Artix 7 XC7A50T FPGA utilized on Sidekiq Stretch provides a JTAG interface that can be accessed and utilized during the development of custom logic/processing modules targeting the FPGA. However, due to physical size constraints, there is no space available on Sidekiq Stretch for a standard JTAG interface. Thus, the JTAG interface signals are routed to the M.2 edge connector. Epiq Solutions provides a breakout board that can be used for accessing the JTAG signals. This allows standard FPGA JTAG programmers / debuggers, such as the Xilinx 14-pin connector or the Digilent HS2 and HS3 pods with a compatible connector. The Sidekiq Stretch JTAG Fixture below shows the Sidekiq Stretch installed on the breakout board. Note: No additional power source is required for the breakout board, as it is derived from the host system, through the 3.3V interface provided by the M.2 connector.

SIDEKIQ STRETCH JTAG FIXTURE USAGE NOTES

The following section provides usage notes for the Sidekiq Stretch JTAG Fixture ES035-205.

- Details of using Xilinx tools to program and debug FPGA bitstreams with Sidekiq can be found in the [Sidekiq Stretch FPGA Developer's Manual](#)
- The Sidekiq JTAG Fixture is powered through the TB3 interface, with power coming from the host system. No additional power supply is required for the JTAG Fixture.
- The JTAG Fixture is a separate standalone unit that includes a Sidekiq Stretch. Please take the appropriate precautions when handling static sensitive electronics, including working on a grounded anti-static mat and using a grounded anti-static wrist band.




Figure 9: Sidekiq Stretch JTAG Fixture

U.FL Connector	Description
J4	GPIO_4 M.2 pin 48
J5	GPIO_7 M.2 pin 24
J6	GPIO_6 M.2 pin 22
J7	PPS input / GPIO_5 M.2 pin 20

Table 14: Sidekiq Stretch JTAG Fixture U.FL Connectors

Description	Pin	Pin	Description
V1P8	1	2	GPIO_0
GPIO_1	3	4	GPIO_2
GPIO_3	5	6	GPIO_4
FPGA_PPS	7	8	GPIO_6
GPIO_8	9	10	GND

Table 15: Sidekiq Stretch JTAG Fixture GPIO Header (J8)

Description	Pin	Pin	Description
NC	1	2	VREF (V1.8)
GND	3	4	TMS
GND	5	6	TCK
GND	7	8	TDO
GND	9	10	TDI
GND	11	12	NC
PGND	13	14	HALT (NC)

Table 16: Sidekiq Stretch JTAG Fixture Xilinx Header (J1)

USB-C / TB3: Thunderbolt 3 over locking USB-C connector, provides both power and data transport (PCIe x1)

THUNDERKIQ

The Sidekiq Stretch is available in a Thunderbolt 3 (TB3) enclosure, this platform is called Thunderkiq.

Thunderkiq connects to a Thunderbolt 3 enabled laptop or PC via a TB3 cable.

Dimensions	63.5 mm x 136.2 mm x 12.7 mm
Weight	180 g
Power Consumption	~ 3 W
RF interface	SMA RF connectors for RX, TX, CLK, PPS, GPS
Host Interface	Thunderbolt 3 over locking USB-C connector (provides both power and data transport)

Table 17: Thunderkiq Specs



Figure 10: Thunderkiq Platform




Figure 11: Thunderkiq Block Diagram

THUNDERKIQ MECHANICAL OUTLINE




Figure 12: Thunderkiq dimensioned drawing

THUNDERKIQ THUNDERBOLT3 (TB3) SETUP

1. Remove and verify that all the package contents are present as outlined in the Thunderkiq paperwork.
2. Connect the Thunderkiq's TB3 port to the host computer's TB3 port with the provided TB3 cable.
3. If you are using the GPS, connect the GPS antenna to Thunderkiq's GPS port SMA.
4. Connect an antenna or RF source to RX and antenna or spectrum analyzer to TX before using any of the test applications.
5. Powering on the computer will also power on the Thunderkiq.
6. Enter computer's BIOS Setup screen, Dell uses [F2] for example, to verify that Thunderbolt 3 support is enabled.

Dell BIOS Settings Example:

- Settings → System Configuration → Thunderbolt Adapter Configuration:
 - Enable Thunderbolt Technology Support
 - Enable Thunderbolt Adapter
 - Enable Thunderbolt Adapter Pre-boot Modules
 - Security level - No security
7. Refer to the Proper Detection of Sidekiq Stretch in a Windows Host System or Linux Host System section to verify that the Sidekiq Stretch is seen over PCIe by the host.
 8. If Sidekiq Stretch is not seen over PCIe, power everything down and repeat the steps above, if the PCIe interface is still not detected, please contact Epiq Solutions support for further assistance.

SIDEKIQ STRETCH NUC PLATFORM DEVELOPMENT KIT (PDK)

SIDEKIQ STRETCH NUC PDK OVERVIEW

The Sidekiq Stretch NUC PDK includes one Sidekiq NV100 card hosted on an Intel NUC11TNHi5/i7 (or later) Mini PC NUC system.

The Sidekiq Stretch NUC PDK is pre-loaded with Epiq Solutions' libsidekiq API, test applications, ERA (Spectrum Analyzer), and GNU Radio with gr-sidekiq. All support-related questions, product documentation, software, and FPGA reference designs are managed through Epiq Solutions' private web-based support forum available at: <https://support.epiqsolutions.com>



Figure 13: Sidekiq Stretch NUC hardware I/O interfaces

SIDEKIQ STRETCH NUC PDK SETUP

After you have removed all of the package contents, setup the system as follows:

1. Connect a USB keyboard and mouse to available USB ports; HDMI monitor to HDMI port; a network cable to the RJ45 port; and the DC power supply cable from the provided DC power brick.
2. Connect an antenna or RF source to RX SMA before using any of the test applications or ERA; for more details, see “Sidekiq Stretch NUC RF Ports” below.
3. Power on the NUC; this will also power-on the connected TB3 chassis. The computer monitor will indicate that it is starting up Ubuntu Linux and then it will show a login page.
4. Log into Ubuntu with the user credentials:

Username: **sidekiq** Password: **sidekiq**

Included Applications

Several applications are included with the PDK in order to help you test and verify your setup, such as our standard Sidekiq command-line test applications, GNU Radio, and ERA, our spectrum analyzer.

Libsidekiq Test Applications are located in `/home/sidekiq/sidekiq_image_current/test_apps`

Launch a terminal window from Dash (search for “Terminal”) or by pressing Ctrl-Alt-T and then goto `test_apps` directory:

```
cd /home/sidekiq/sidekiq_image_current/test_apps/
```

A user can scan the system for Sidekiq cards, displaying version information for one or all card(s) upon detection by running the `version_test` application by executing the command:

```
./version_test
```

The application should return results that look something like the following:

```
1 card(s) found: 0 in use, 1 available!
Card IDs currently used      :
Card IDs currently available: 0
Info: initializing 1 card(s)...
SKIQ[24251]: <INFO> libsidekiq v4.12.1 (g9136e76d5)
version_test[24251]: <INFO> Sidekiq card 0 is serial number=XXXX, M.2-2280 (rev B) (part
ES025201-B2-00)
version_test[24251]: <INFO> Sidekiq card 0 FPGA v3.13.0, (date 20011320, FIFO size 16k)
version_test[24251]: <INFO> Sidekiq card 0 is configured for an internal reference clock
version_test[24251]: <INFO> Loading calibration data for Sidekiq M.2-2280, card 1
*****
* libsidekiq v4.12.1
*****
*****
* Sidekiq Card 0
  Card
    accelerometer present: true
    part type: M.2-2280
    part info: ES025201-B2-00
    serial: XXXX
    xport: PCIe
  FPGA
    version: 3.13.0
    git hash: 0x08f4f673
    build date (yyymmddhh): 20011320
    tx fifo size: 16k samples
  RF
    reference clock: internal
    reference clock frequency: 400000000 Hz
    last calibration year: 2019
    last calibration week number: 45
    recalibration interval: 0 years

version_test[24251]: <INFO> Unlocking card 1
```


Raw I/Q Capture

A user can perform an RF capture of I/Q samples using the default configuration by executing the *rx_samples* application as follows:

```
./rx_samples -b 25000000 --rate=30720000 -c 0 -d /tmp/out -f 1000000000
--handle=A1 --words=25000000
```

This command will save I/Q samples to a file named */tmp/out.a1* using values for 30.72 Msps sample rate, 25 MHz channel bandwidth, 1 GHz tune frequency. The data is stored in the file as 16-bit I/Q pairs with 'I' samples stored in the upper 16-bits of each word, and 'Q' samples stored in the lower 16-bits of each word. Additional available options are described by executing:

```
./rx_samples -h
```

ERA - Epiq RF Analyzer

EPIQ RF Analyzer (ERA) is installed on the Sidekiq NUC PDK. ERA is an application that controls an Epiq radio and provides a real time view of spectrum, radio frequency, sample rate, and filtering configuration.

The ERA User's manual is available on the support forum and provides additional information on the features and operation of ERA; some of these features described in the manual require the purchase of an ERA Pro license.

Running ERA

To run ERA, choose the Ubuntu icon in the top-left corner of the desktop and type "ERA"; the icon should appear in the "Applications" section.

SIDEKIQ STRETCH NUC RF PORTS

NUC SMA Label	Sidekiq RF Ports	Software Handle
Rx	skiq_rf_port_J1	skiq_rx_hdl_A1
Rx/Tx	skiq_rf_port_J1 / skiq_rf_port_J2	skiq_tx_hdl_A1 / skiq_rx_hdl_A1
PPS	External 1PPS Input	
REF	External REF Clock Input (10 or 40 MHz)	

Table 18: Sidekiq Stretch NUC RF Ports

SIDEKIQ STRETCH NUC GPIO CONNECTOR

The GPIO connector provides access to monitoring the power supply voltage and current to the mPCIe socket as well as providing access to lines used for digital I/O on the Sidekiq mPCIe. The ability to use a pin as GPIO depends on the loaded FPGA. The connector is a 2x8 header, 0.1" pin spacing, 0.025" square pins (standard size & spacing), Harwin P/N M20-9740846.

Function	Pin	Pin	Function
V_SENSE	1	2	GND
I_SENSE	3	4	GND
M.2 pin 8	5	6	NC (not connected)
NC (not connected)	7	8	NC (not connected)
GPIO_0 M.2 pin 40	9	10	GPIO_1 M.2 pin 42
GPIO_2 M.2 pin 44	11	12	GPIO_3 M.2 pin 46
GPIO_5 M.2 pin 20	13	14	GPIO_4 M.2 pin 48
GPIO_6 M.2 pin 22	15	16	GND

Table 19: Sidekiq Stretch NUC GPIO Connector

V_SENSE: the voltage at the Sidekiq card. Nominally 3.3V

I_SENSE: outputs a voltage proportional to current in volts/amp, i.e., 0.4 V means the Sidekiq card is drawing 400mA

SIDEKIQ STRETCH NUC JTAG CONNECTOR

The JTAG connector is a Samtec P/N STMM-107-02-G-D-RA. It will allow the standard Xilinx 14-pin JTAG cable to be attached.

Description	Pin	Pin	Description
NC	1	2	VREF*
GND	3	4	TMS
GND	5	6	TCK
GND	7	8	TDO
GND	9	10	TDI
GND	11	12	NC
PGND	13	14	NC

Table 20: Sidekiq Stretch NUC JTAG Connector

VREF* is a 2.5V output and establishes the required I/O voltage level for the JTAG adapter.

ACCESSING SIDEKIQ STRETCH NUC JTAG CONNECTOR

For customers adding their own custom FPGA blocks in the “user_app” area of the Sidekiq Stretch reference design, it can often be useful to access JTAG to monitor signals in the FPGA through Xilinx's Chipscope software. The Sidekiq Stretch NUC PDK provides access to the Sidekiq's JTAG port of the Xilinx Artix XC7A50T FPGA through a 2x7 header shown above. A standard Xilinx JTAG USB platform cable, such as the HW-USB-II-G, can be utilized to access JTAG on the FPGA.

Note: the default reference design does not have Chipscope ila instantiated and users will need to create a Chipscope ILA core through the gui ip core generator inside Vivado when building their custom design.

SIDEKIQ STRETCH FLASH RECOVERY

The Flash device is Micron MT25QU128ABA1EW7-0SIT or equivalent.

If the Stretch's flash contents become corrupted (standard bitstream and golden image) and the PCIe-interface cannot be detected by the OS with `lspci`, you can recover the flash using Vivado and a JTAG module following these steps:

2. Power up the Stretch
3. Remove the Sidekiq Drivers (if loaded)

```
$ sudo rmmod sidekiq_gps; sudo rmmod sidekiq_uart; sudo rmmod pci_manager; sudo rmmod  
dmadriver; sudo rmmod skiq_platform_device
```

4. Remove Stretch from the PCI bus (if detected)

```
$ lspci -d 19aa:  
0a:00.0 Signal processing controller: Device 19aa:2280 (rev 04)  
$ echo 1 | sudo tee /sys/bus/pci/devices/0000:0a:00.0/remove
```

'0000:0a:00.0' will change depending on where on the PCI bus Stretch is located

5. Program the FPGA using Vivado using an older Sidekiq Stretch bitstream such as `sidekiq_image_m2_2280_xport_pcie_3.12.1.bin` from Sidekiq SDK v4.11.1 located on the support forum: <https://support.epiqsolutions.com/support/viewtopic.php?f=148&t=3490>

Download and extract, the bitstream can be found in the install directory

```
/home/sidekiq/sidekiq_image_v4.11.1_20191122/fpga
```

The sidekiq_hardware_updater will detect an this older version and update the flash with the latest and greatest (v3.13.0) for example, in step 8 below.




Figure 14: *stretch_vivado1*

6. Rescan the PCI bus to enumerate Stretch

```
$ echo 1 | sudo tee /sys/bus/pci/rescan
$ lspci -d 19aa:
0a:00.0 Signal processing controller: Device 19aa:2280 (rev 04)
```

7. Reload the Sidekiq drivers

```
$ sudo ~/sidekiq_image_current/driver/load_sidekiq_drivers.sh
~/sidekiq_image_current/driver/
```

- Download the latest *sideiqq_hardware_updater* from the Epiq Solution Support forum in the Sideiqq System Updates section located here: <https://support.epiqsolutions.com/viewtopic.php?f=125&t=3824>

9. Update Stretch using the *sidekiq_hardware_updater*

```
$ sudo ./sidekiq_hardware_updater_for_v4.12.2.sh all
```

SIDEKIQ STRETCH MECHANICAL OUTLINE

A dimensioned mechanical drawing of Sidekiq Stretch is shown in [the dimensioned drawing](#). In addition, a 3D model (in STP format) is also available. Please contact Epiq Solutions for this model.




Figure 15: Sidekiq Stretch dimensioned drawing

SIDEKIQ STRETCH RF FRONT END




Figure 16: Sidekiq Stretch RF Front End Block Diagram

STATEMENT OF VOLATILITY

Model	Sidekiq Stretch
Part Number	ES025-103
Manufacturer	Epiq Solutions
Address	3740 Industrial Avenue Rolling Meadows, IL 60008

Table 21: Model, Part Number, and Manufacturer Info

Memory Type	Memory Size	User Modifiable	Purpose	Process to Clear
On-Chip XC7A50T FPGA BRAM	2.7 Mb	Yes	Application usage	Power-off
On-Chip XC7A50T FPGA DRAM	600 Kb	Yes	Application usage	Power-off

Table 22: Sidekiq Stretch Volatile Memory

Memory Type	Memory Size	User Modifiable	Removable	Purpose	Process to Clear
NOR Flash	128 Mb	Yes	No	Holds FPGA bitstream(s)	Cleared with Linux utilities
EEPROM	128 Kb	No	No	Contains part number, revision, and serial number information	Must be returned to factory to clear

Table 23: Sidekiq Stretch Non-Volatile Memory

PREDICTED FAILURE RATE AND MTBF

Listed below is the Failure Rate and MTBF for the ES025-201-B2 Sidekiq Stretch M.2 2280 Assembly. The calculations are derived from Relyence Reliability Software and based off a fixed/ground/controlled operating environment with an ambient temperature of 25°C.

Part Number	ES025-201-B2
Description	Sidekiq Stretch M.2 2280 Assembly
Failure Rate (fpmh)	2.466567
MTBF (hours)	405421.71
Calculation Model	Telcordia Issue 4
Operating Environment	Fixed/Ground/Controlled
Ambient Temperature	25°C

Table 24: Sidekiq Stretch Failure Rate and MTBF